Risc-v: 1000-core accelerator, server card and efficiency champion

RISC-V: 1000-core accelerator, server card and efficiency champion

Today’s Tuesday night, the Virtual RISC-V Summit starts 2020. The company Esperanto Technologies of the former transmeta-land Dave Ditzel present a Ki accelerator for PCI Express cards with 1000 RISC-V cores. The strong ET Maxion cores already included in 2017 are used as well as economical ET minion cores, which have additional KI counterworks.

The Intensive Intensity company introduces the PCIe card intenscale with 21 RISC V cores (from Sifive), each acting as its own microserver with 32 GB of RAM each.

In the run-up to the RISC-V Summit, the US company Micro Magic experienced the most efficient RISC-V core on its own data. In the microcontroller benchmark Eembc Coremark delivers a Prototype accordingly 110.000 CoreMark points per watt at 3 GHz. Alternatively, this achieves "64-bit RISC-V"-The core of the stunned high clock frequency of 5 GHz and calculates 13.000 coremark points. For comparison: the four arm Cortex A53 nuclei of the Broadcom BCM2837 on a Raspberry Pi 3B create 13 at 1.2 GHz.717 CoreMark points. The four x86 cores of "atom"-Type in the vicinity of Intel Celeron J1900 together supply around 30.000 coremark points.

Because many details of the Micro-Magic-RISC V core are missing, a classification of the company information is difficult. For example, it is unclear whether the core contains floating-point computers containing or the RV64GC recommended specification recommended for Linux. The CoreMark uses predominantly integer commands.

Open Wi-Fi chip

RISC-V: 1000-core accelerator, server card and efficiency champion

In the Wi-Fi and Bluetooth Controller BL602 from Bouffalo Lab is a 32-bit RISC V core.

The Chinese company Bouffalo Lab (博流 智能 科技) has developed the WLAN and Bluetooth microcontroller BL602 (BL604 with 40 pins) with 32-bit RISC V core. The company Pine64 now has one "Nutcracker"-Competition proclaimed to open the firmware of the BL602 by reverse engineering. The goal is the wireless and buetooth adapter "Pinecone" With completely open software, so blob-free.

With the Espressif ESP32-C3, however, another WLAN / BLE microcontroller comes with RISC-V core on the market. There were more consequences because the company Ceva such "Rivierawaves"-WLAN / BLE functional block with RISC-V cores developed as a supplier. Espressif uses the BLE technique of CEVA in the ESP32.

Like this post? Please share to your friends:
Leave a Reply

;-) :| :x :twisted: :smile: :shock: :sad: :roll: :razz: :oops: :o :mrgreen: :lol: :idea: :grin: :evil: :cry: :cool: :arrow: :???: :?: :!: